Instead it's a test wafer containing dummy circuitry layouts used to evaluate the performance and calibration of the hyper-complex lithography machines that etch the patterns onto the wafer that ...